How the RISC-V architecture’s inherent traits align with the demands of functional safety standards like ISO 26262.

A new technical paper titled “Optimizing Energy Efficiency in Subthreshold RISC-V Cores” was published by researchers at Norwegian University of Science and Technology (NTNU). Abstract “Our goal in ...

Collaboration milestone addresses key pain points of typical design verification, the open silicon ecosystem organisation, ...

RISC C.I.C., the open silicon ecosystem organisation, today announced the addition of formal verification to the toolbox of open source design verification (DV) techniques used to ensure the ...

studying Computer Science (L.EIC - Licenciatura em Engenharia Informática e Computação), me and other two friends decided to code a simple implementation of a single-cycle CPU, that supports some of ...

RISC-V RV32I Microarchitecture Design using Verilog HDL.

IIT Madras and ISRO have collaboratively developed the SHAKTI microprocessor for space applications. This indigenous chip, based on RISC-V architecture and backed by the Ministry of Electronics, aims ...

Jim Keller, a semiconductor industry veteran, remains deeply involved in RISC-V development, working to establish a new ...

A joint effort with ISRO Inertial Systems Unit, Thiruvananthapuram, the chip was manufactured at Semiconductor Laboratory ...

We sell different types of products and services to both investment professionals and individual investors. These products and services are usually sold through license agreements or subscriptions ...